

✓ a second signal processor;  
a first memory; and  
a second memory;

said first signal processor having write access at any time to any location in said first memory and read access at any time to any location in said first memory and said second memory; and

said second signal processor having write access at any time to any location in said second memory and read access at any time to any location in said first memory and said second memory,

wherein said first and second signal processors operate independently of each other, and

wherein said first and second signal processors provide a first and second signal, respectively, to said master processor so as to notify said master processor that newly-written-in data can be obtained from one or both of said first and second memories.

11  
31. (Twice Amended) An apparatus comprising a plurality of signal processors, a master processor, and a plurality of memories, each signal processor having write access at any time to only a particular one of said memories and read access at any time to any of said memories, wherein at least one of said signal processors in said plurality operates independently of other signal processors in said plurality of signal processors, and wherein said signal processors provide a respective indication signal to said master processor so as to notify said master processor that newly-written-in data can be obtained from one or more of said plurality of memories.

12  
32. (Amended) The apparatus recited in claim 31, wherein said [first memory and said second memory] plurality of memories comprise respective portions of a same memory.

[ Please add the following new claims:

<sup>8</sup>  
~~--35~~ The apparatus recited in claim ~~23~~<sup>1</sup>, wherein said first signal processor provides said first signal to said master processor to notify said master processor that newly-written-in data into said first memory by said first signal processor can be obtained from said first memory, and

wherein said second signal processor provides said second signal to said master processor to notify said master processor that newly-written-in data into said second memory by said second signal processor can be obtained from said second memory.

<sup>9</sup>  
~~36~~. The apparatus recited in claim ~~25~~<sup>8</sup>, wherein said master processor has write access and read access to each of said first and second memories.

<sup>10</sup>  
~~37~~. The apparatus recited in claim ~~26~~<sup>9</sup>, wherein control of said first and second processors is always maintained by said master processor.

<sup>14</sup>  
~~38~~. The apparatus recited in claim ~~27~~<sup>11</sup>, wherein said master processor has write access and read access to each of said plurality of memories.

<sup>15</sup>  
~~39~~. The apparatus recited in claim ~~28~~<sup>14</sup>, wherein control of said plurality of processors is always maintained by said master processor.--